In this paper we have designed and implemented (15, k) (15, 5, 3) , (15, 7, 2) and (15, 11, 1) 
I. Introduction
In a noisy channel when the data is transmitted, at the receiver side it is very difficult to retrieve actual data. It is frequently the case that a digital system must be fully reliable, as a single error may shutdown the whole system, or cause unacceptable corruption of data, e.g. in a bank account [5] , [6] . There are so many error correcting methods, one of them is liner block code and the simplest block codes are Hamming codes [1] - [4] . They are capable of correcting only one random error and therefore are not practically useful, unless a simple error control circuit is required. More sophisticated error correcting codes are the Bose, Chaudhuri and Hocquenghem (BCH) codes that are a generalisation of the Hamming codes for multiple-error correction. The (Bose-Chaudhuri-Hocquenghem) BCH codes form a large class of powerful random error correcting cyclic codes [7] - [9] having capable of multiple error correction [8] .
BCH codes operate over finite fields or Galois fields [7] . The mathematical background concerning finite fields is well specified and in recent years the hardware implementation of finite fields has been extensively studied. In recent years there has been an increasing demand for digital transmission and storage system and it has been accelerated by the rapid development and availability of VLSI technology and digital processing. Programmable Logic Device (PLD) and Field Programmable Gate Arrays (FPGAs) [14] , [15] has revolutionized hardware design and its implementation advantages provides various solution like FPGA is fully reprogrammable and reconfigurable. A design can be automatically converted from the gate level into the layout structure by the place and route software. Xilinx Inc. offers a wide range of components [12] which offers millions gate complexity and flip-flops, so even a relatively complex design can be implemented.
Here implementation of encoder for (15, k) BCH code organized by LFSR for single, double and triple error correction control using VHDL [16] , [17] on FPGA presented and also performance compared based on synthesis and simulation result to understand the device utilization and timing simulation by targeting on Xilinx Spartan 3S 1000 FPGA and XSA 3S1000 Board of Xess Corporation [13] . For simulation and synthesis Xilinx ISE 10.1 is used.
The structure of this paper is as follows. Section II contains a brief description of the BCH code and generated polynomial. Section III contains Encoder Design for multiple error correction. Section IV contains simulation shows FPGA implementation results.
II. Generated Polynomial Of Binary Bch Code Over Gf (2 4 )
As the BCH code operate in Galois Field [7] , it can be defined by two parameters that are length of code words (n)and the number of error to be corrected t. The generator polynomial of the code is specified in terms of its roots over the Galois field GF (2 m ) which is explained in [7] . Let _ be a primitive element in GF (2 m ). The generator polynomial g(x) of the code is the lowest degree polynomial over GF (2) BCH code generated by primitive elements is given in [8] . An irreducible polynomial g(x) of degree m is said to beprimitive if only if it divides polynomial form of degree n,x n + 1 for n = 2 m _1. In fact, every binary primitivepolynomial g(x) of degree m is a factor of x 2m_1 + 1. A listof primitive polynomial for degree m and for finding irreducible polynomial is given in [7] .
A t-error-correcting binary BCH code is capable of correcting any combination of t or fewer errors in a block
For (15, k) BCH code, let _ be a primitive element of the GF (2 4 ) given in [7] such that 1 + α+ α 4 is a primitive Polynomial. From [7] , [8] we find that minimal polynomials of α,α 
III. Design Of Bch Encoder On Fpga
BCH encoder is usually implemented with a serial linear Feedback shift register (LFSR) architecture [10] . 
Then if b(x) is taken to be the polynomial such that x n−k * i( x)= q( x) * q( x)− b( x) (7)
The k data bits will be present in the code word. Using theproperties of cyclic codes [7] 
(8)
Such a circuit is shown on Fig. 2 . On the encoder side, systematic encoding has been used, which makes easier implementation of encoder which is shown in Fig. 1 . It is not useful to split the generator polynomial at the encoding side because it will demand more hardware and control circuitry. Therefore, the polynomial (I) is used as it is for encoding procedure. The digital logic implementing the encoding algorithms is organized into linear feedback shift-register circuits (LFSR) that mimic the cyclic shifts and polynomial arithmetic required in the description of cyclic codes. The LFSR block diagram for (n, k) BCH encoder is shown in Fig. Quot ient An binary BCH code encodes a -bit message into an -bit code word. A -bit message can be considered as the coefficients of a degree polynomial , where . Meanwhile, the corresponding -bit code rd can be considered as the coefficients of a degree polynomial , where . The encoding of BCH codes can be simply expressed by where the degree polynomial is the generator polynomial of the BCH code. Usually, . However, systematic encoding is generally desired, since message bits are just part of the code word. The systematic encoding can be implemented by (1) where denotes the remainder polynomial of dividing by . The architecture of a systematic BCH encoder is shown in Fig. 1 . During the first clock cycles, the two switches are connected to the "a" port, and the -bit message is input to the LFSR serially with most significant bit (MSB) first. Meanwhile, the message bits are also sent to the output to form the systematic part of the code word. After clock cycles, the switches are moved to the "b" port. At this point, the reg-isters contain the coefficients of . The remainder bits are then shifted out of the registers to the code word output bit by bit to form the remaining systematic code word bits. For binary BCH, the multipliers in Fig. 1 can be re-placed by connection or no connection when is "1" or "0," respectively. The critical path of this architecture consists of two XOR gates, and the output of the right-most XOR gate is input to all the other XOR gates. In the case of long BCH codes, this architecture may suffer from the long delay of the right-most XOR gate caused by the large fanout. Although the serial architecture of BCH encoder is quite straight forward, in the case when it cannot run as fast as the application requirements, parallel architectures must be employed. Fanout bottle-neck will also exist in parallel architectures. 
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Figure1 simulated wave form (15,11,1) BCH Encoder 
V. Conclusion
The result presented from the synthesis and timing simulation, shows the (15, 5, 3) BCH Encoder is more advantageous over the other two, according to speed requirement It can correct 3 error at the receiver side when the original data corrupt by the noise. But when considering area then (15, 11, 1) is better which can correct only 1 bit error. Also redundancy is less and data rate is more in it.
BCH codes have been shown to be excellent error-correcting codes among codes of short lengths. They are simple to encode and relatively simple to decode. Due to these qualities, there is much interest in the exact capabilities of these codes. The speed and device utilization can be improved by adopting parallel approach methods. 
